In this role, you will play a crucial role in DFT design and supporting devices to production. You will be responsible for providing technical leadership in DFT, as well as developing flows, automation, and methodology throughout the project life-cycle.
The AI and Infrastructure team is redefining what’s possible. We empower Google customers with breakthrough capabilities and insights by delivering AI and Infrastructure at unparalleled scale, efficiency, reliability and velocity. Our customers include Googlers, Google Cloud customers, and billions of Google users worldwide.
We're the driving force behind Google's groundbreaking innovations, empowering the development of our cutting-edge AI models, delivering unparalleled computing power to global services, and providing the essential platforms that enable developers to build the future. From software to hardware our teams are shaping the future of world-leading hyperscale computing, with key teams working on the development of our TPUs, Vertex AI for Google Cloud, Google Global Networking, Data Center operations, systems research, and much more.
Responsibilities
- Lead and execute DFT activities in the design, implementation, and verification of solutions for Application-Specific Integrated Circuits (ASICs).
- Develop DFT strategy and architecture, including hierarchical DFT, Memory Built-In Self-Test (MBIST), and Automatic Test Pattern Generation (ATPG).
- Work with other Engineering teams (e.g., Design, Verification, Physical Design) to ensure that DFT requirements are met and mutual dependencies are managed.
- Manage DFT team planning and deliverables, and provide technical mentoring and guidance.
- Lead DFT execution of a silicon project: planning, execution, tracking, quality, and sign-off.
Minimum qualifications:
- Bachelor's degree in Electrical Engineering, Computer Engineering, a related technical field, or equivalent practical experience.
- 10 years of experience in Design for Test (DFT) from architecture to post-silicon production support.
- 4 years of experience with people management.
- Experience with multiple projects in DFT design and verification, DFT specification, definition, architecture, and insertion.
- Experience with DFT techniques and industry tools, DFT and Physical Design flows, and DFT verification flow.
- Experience in leading DFT activities throughout the whole ASIC development flow.
Preferred qualifications:
- Master's degree in Electrical Engineering, or a related field.
- Experience in post-silicon Debug, test or product engineering.
- Experience in JTAG and iJTAG protocols and architectures.
- Experience in SoC cycles, silicon bring-up, and silicon debug activities.
- Knowledge of fault modeling techniques.